Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	163	703/17.ccls. and @ad<"20010829"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/07/18 14:17
1.2	7	"5946475"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/07/18 14:17
L3	9	("5084824" "5210699" "5553008" "5629858" "5677848" "5883811" "5946475" "6014510" "6185723").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/07/18 14:34
L4	0	("6367057").URPN.	USPAT	OR	OFF	2005/07/18 14:39
L5	9	("5084824" "5210699" "5553008" "5629858" "5677848" "5883811" "5946475" "6014510" "6185723").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/07/18 14:39
L6	0	("6367057").URPN.	USPAT	OR	OFF	2005/07/18 14:49
L7	27	path adj sensitization	USPAT	OR	OFF	2005/07/18 16:18
L8	9	(path adj sensitization) and loop	USPAT	OR	OFF	2005/07/18 15:02
L9	3429	(716/4.ccls. or 716/5.ccls. or 716/6. ccls. or 714/724.ccls.)	USPAT	OR	OFF	2005/07/18 15:03
L10	2806	L9 and @ad<"20010901"	USPAT	OR	OFF	2005/07/18 15:03
L11	634	L10 and ((test adj pattern) or (test adj vector))	USPAT	OR	OFF	2005/07/18 16:17
L12	73	combinational near cycle\$1	US-PGPUB; USPAT	OR	OFF	2005/07/18 16:22
L13	63	L12 and @ad<"20010901"	US-PGPUB; USPAT	OR	OFF	2005/07/18 16:18
L14	22	combinational near loop	US-PGPUB; USPAT	OR	OFF	2005/07/18 16:22
L15	6	("5502646").URPN.	USPAT	OR	OFF	2005/07/18 16:38



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library C The Guide

path sensitization

SEARCH



Feedback Report a problem Satisfaction

Terms used path sensitization

Found 30,515 of 157,873

Sort results by

relevance

Save results to a Binder Search Tips

Try an Advanced Search Try this search in **The ACM Guide**

Display results

expanded form

Open results in a new window

Result page: 1 2 3 4 5 6 7 8 9 10

Relevance scale

Results 1 - 20 of 200

Best 200 shown

1 Path sensitization of combinational circuits and its impact on clocking of sequential systems

R. Peset Llopis

December 1995 Proceedings of the conference on European design automation

Full text available: Top pdf(672.15 KB) Additional Information: full citation, references, index terms

2 Provably correct high-level timing analysis without path sensitization Subhrajit Bhattacharya, Sujit Dey, Franc Brglez

November 1994 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(820.65 KB)

Additional Information: full citation, abstract, references, citings, index

This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit which may be pessimistic, or use gate-level timing analysis for calculating the true delay, which may be prohibitively expensive. We show that the paths in the implementation of a behavioral specification can be partitioned into two sets, SP and UP. While the paths in SP can affect the delay of the circuit ...

3 VIPER: an efficient vigorously sensitizable path extractor

Hoon Chang, Jacob A. Abraham

July 1993 Proceedings of the 30th international conference on Design automation

Full text available: pdf(766.04 KB) Additional Information: full citation, references, citings, index terms

Incremental techniques for the identification of statically sensitizable critical paths Yun-Cheng Ju, Resve A. Saleh

June 1991 Proceedings of the 28th conference on ACM/IEEE design automation

Full text available: pdf(683.79 KB) Additional Information: full citation, references, citings, index terms

5 Dynamic search-space pruning techniques in path sensitization

João P. Marques Silva, Karem A. Sakallah

June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: 📆 pdf(80.72 KB)

Additional Information: full citation, references, citings, index terms

6 A single-path-oriented fault-effect propagation in digital circuits considering multiplepath sensitization



M. Henftling, H. C. Wittmann, K. J. Antreich

December 1995 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design

Publisher Site

Full text available: 🔁 pdf(103.72 KB) Additional Information: full citation, abstract, references, citings, index terms

Various satisfiability problems in combinational logic blocks as, for example, test pattern generation, verification, and netlist optimization, can be solved efficiently by exploiting the fundamental concepts of propagation and justification. Therefore, fault effect propagation gains further importance. For the first time, we provide the theoretical background for a single path oriented fault effect propagation considering both single and multiple path sensitization. We call this approach SPOP. ...

Keywords: ATPG, test generation, propagation

7 Exact path sensitization in timing analysis

R. Peset Llopis

September 1994 Proceedings of the conference on European design automation

Full text available: 📆 pdf(636.19 KB) Additional Information: full citation, references, citings, index terms

8 Delay test and BIST: TranGen: a SAT-based ATPG for path-oriented transition faults Kai Yang, Kwang-Ting Cheng, Li-C. Wang



January 2004 Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04

Full text available: pdf(118.88 KB)

Additional Information: full citation, abstract, references

Publisher Site

This paper presents a SAT-based ATPG tool targeting on a path-oriented transition fault model. Under this fault model, a transition fault is detected through the longest sensitizable path. In the ATPG process, we utilize an efficient false-path pruning technique to identify the longest sensitizable path through each fault site. We demonstrate that our new SATbased ATPG can be orders-of-magnitude faster than a commercial ATPG tool. To demonstrate the quality of the tests generated by our approac ...

<u>Test generation for primitive path delay faults in combinational circuits</u>

Ramesh C. Tekumalla, Prem R. Menon

November 1997 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design

Publisher Site

Full text available: pdf(77.69 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper presents a method of identifying primitive path-delay faults in combinational circuits, and deriving robust tests for all robustly testable primitive faults. It uses the concept of sensitizing cubes to reduce the search space. This approach helps identify faults that cannot be part of any primitive fault, and avoids attempting test generation for them. Sensitization conditions determined for primitive fault identification are also used in test generation, reducing test generation effo ...

Keywords: Sensitizing cubes, static sensitizability, primitive faults, test generation

10 Timing analysis based on primitive path delay fault identification

Mukund Sivaraman, Andrzej J. Strojwas



Publisher Site

Full text available: pdf(55.35 KB) Additional Information: full citation, abstract, references, citings, index

We present a novel timing analysis mechanism which is based on identifying primitive path delay faults (primitive PDFs) in a circuit. We show that this approach gives the exact maximum delay of the circuit under the floating mode of operation assumption. Our timing analysis approach provides a framework where component delay correlations and signal correlations arising from fabrication process, signal propagation, and signal interaction effects can be handled very accurately. Under these effects ...

Keywords: timing analysis, false path, timing verification, path delay fault testing, primitive path delay faults, correlated delay, floating mode

11 Performance optimization using exact sensitization

Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: pdf(111.58 KB) Additional Information: full citation, references, citings, index terms

12 <u>Dynamical</u> identification of critical paths for iterative gate sizing

How-Rern Lin, TingTing Hwang

November 1994 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(514.60 KB) Additional Information: full citation, abstract, references, index terms

Since only sensitizable paths contribute to the delay of a circuit, false paths must be excluded in optimizing the delay of the circuit. Just identifying false paths in the first place is not sufficient since during iterative optimization process, false paths may become sensitizable, and sensitizable paths false. In this paper, we examine cases for false path becoming sensitizable and sensitizable becoming false. Based on these conditions, we adopt a so-called loose sensitization criterion ...

13 An efficient parallel critical path algorithm

Li-Ren Liu, David H. C. Du, Hsi-Chuan Chen

June 1991 Proceedings of the 28th conference on ACM/IEEE design automation

Full text available: pdf(772.96 KB) Additional Information: full citation, references, citings, index terms

14 Efficient algorithms for computing the longest viable path in a combinational network P. C. McGeer, R. K. Brayton

June 1989 Proceedings of the 26th ACM/IEEE conference on Design automation

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(906.35 KB)

We consider the elimination of false paths in combinational circuits. We give the single generic algorithm that is used to solve this problem, and demonstrate that it is parameterized by a Boolean function called the sensitization condition. We give two criteria which we argue that a valid sensitization condition must meet, and introduce four conditions that have appeared in the recent literature, of which two meet the criteria and two do not. We then introduce a dynamic pr ...

15 Timing abstraction: An implication-based method to detect multi-cycle paths in large sequential circuits



Hiroyuki Hiquchi

June 2002 Proceedings of the 39th conference on Design automation

Full text available: pdf(247.01 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper proposes a fast multi-cycle path analysis method for large sequential circuits. It determines whether or not all the paths between every flip-flop pair are multi-cycle paths. The proposed method is based on ATPG techniques, especially on implication techniques, to utilize circuit structure and multi-cycle path condition directly. The method also checks whether or not the multi-cycle path may be invalidated by static hazards in combinational logic parts. Experimental results show that ...

Keywords: ATPG, implication, multi-cycle path, sequential circuits

16 DynaTAPP: dynamic timing analysis with partial path activation in sequential circuits Prathima Agrawal, Vishwani D. Agrawal, Sharad C. Seth November 1992 Proceedings of the conference on European design automation



Full text available: pdf(467.95 KB) Additional Information: full citation, references, citings, index terms

17 RESIST: a recursive test pattern generation algorithm for path delay faults Karl Fuchs, Michael Pabst, Torsten Rössel September 1994 Proceedings of the conference on European design automation



Full text available: pdf(640.12 KB) Additional Information: full citation, references, citings, index terms

18 The role of long and short paths in circuit performance optimization S. W. Cheng, H.-C. Chen, D. H. C. Du, A. Lim July 1992 Proceedings of the 29th ACM/IEEE conference on Design automation



Full text available: pdf(630.22 KB)

Additional Information: full citation, references, citings, index terms

19 Advances in timing and simulation: False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation Jing-Jia Liou, Angela Krstic, Li-C. Wang, Kwang-Ting Cheng June 2002 Proceedings of the 39th conference on Design automation



Full text available: pdf(77.58 KB)

Additional Information: full citation, abstract, references, citings, index

We propose a false-path-aware statistical timing analysis framework. In our framework, cell as well as interconnect delays are assumed to be correlated random variables. Our tool can characterize statistical circuit delay distribution for the entire circuit and produce a set of true critical paths.

Keywords: critical path selection, false path, statistical timing analysis

20 Generation of high quality non-robust tests for path delay faults Kwang-Ting Cheng, Hsi-Chuan Chen June 1994 Proceedings of the 31st annual conference on Design automation



Additional Information: full citation, references, citings, index terms Full text available: pdf(60.58 KB)

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



□ Advanced Search

BROWSE


SEARCH

IEEE XPLORE GUIDE

OPTION 1 Enter keywords or phrases, select fields, and select operators

path sensitization conditions] in	Full Text & All Fields	⇔	
AND 🖾] in	All Fields	€	
AND 🗟] in	All Fields	€	

(E) OPTION 2 Enter keywords, phrases, or a Boolean expression



- » Note: You may use the search operators <and> or <or> without the start and end brackets <>.
- » Learn more about Field Codes, Search Examples, and Search Operators

» Publications

- Select publications
 - ▼ IEEE Periodicals
 - ✓ IEE Periodicals
 - ▼ IEEE Conference Proceeding
 - ✓ IEE Conference Proceeding:
 - ✓ IEEE Standards
- C Search subscribed content only


» Select date range

- C Search latest content update (11
- From year All V
 - to Present 🕞

» Display Format

- Citation
- C Citation & Abstra

» Organize results



Help Contact Us Privacy &: © Copyright 2005 IEEE -

indexed by #Inspec



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "path sensitization"


Your search matched 170 of 1194402 documents.

⊠e-mail

	•	Modi	fv S	earch				
» <u>New Search</u>				itization	1 			
» Key		<u> </u>			>			
IEEE JN	L IEEE Journal or			k to search only within this results set				
IFF JNI	Magazine IEE Journal or	Displ	Display Format: © Citation C Citation & Abstract					
ILL VIIL	Magazine	Colont		ediala lefa-constitut				
IEEE CNF	IEEE Conference Proceeding	Select		article Information	View: 1-25 <u>26-5</u>			
	IEE Conference Proceeding	匚	1.	Efficient timing analysis for CMOS circuits considering data of Shang-Zhi Sun; Du, D.H.C.; Hsi-Chuan Chen;	•			
IEEE STD	IEEE Standard			Computer-Aided Design of Integrated Circuits and Systems, IEEE Volume 17, Issue 6, June 1998 Page(s):546 - 552	ransactions on			
				AbstractPlus References Full Text: PDF(184 KB) IEEE JNL				
			2.	Performance optimization by gate sizing and path sensitization Kim, J.; Du, D.H.C.;	n			
				Computer-Aided Design of Integrated Circuits and Systems, IEEE Volume 17, Issue 5, May 1998 Page(s):459 - 462	Transactions on			
				AbstractPlus References Full Text: PDF(128 KB) IEEE JNL				
			3.	Primitive path delay faults: identification and their use in timin Sivaraman, M.; Strojwas, A.J.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Volume 19, Issue 11, Nov. 2000 Page(s):1347 - 1362				
				AbstractPlus References Full Text: PDF(332 KB) IEEE JNL				
			4.	Improving critical path identification in functional timing analy Ferrao, D.; Wilke, G.; Reis, R.; Guntzel, J.L.; Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proce 8-11 Sept. 2003 Page(s):297 - 302				
				AbstractPlus Full Text: PDF(270 KB) IEEE CNF				
			5.	A fast nonenumerative automatic test pattern generator for pa Tragoudas, S.; Karayiannis, D.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Volume 18, Issue 7, July 1999 Page(s):1050 - 1057				
				AbstractPlus References Full Text: PDF(184 KB) IEEE JNL				
			6.	Path sensitization in critical path problem [logic circuit design Chen, HC.; Du, D.HC.; Computer-Aided Design of Integrated Circuits and Systems, IEEE	•			
				Volume 12, Issue 2, Feb. 1993 Page(s):196 - 207 <u>AbstractPlus</u> Full Text: <u>PDF</u> (1064 KB) IEEE JNL				
			7.	Path sensitization in critical path problem Chen, HC.; Du, D.H.C.; Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Page				

11-14 Nov. 1991 Page(s):208 - 211 AbstractPlus | Full Text: PDF(336 KB) | IEEE CNF 8. The complexity of the inclusion operation on OFDD's Drechsler, R.; Sauerhoff, M.; Sieling, D.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 17, Issue 5, May 1998 Page(s):457 - 459 AbstractPlus | References | Full Text: PDF(80 KB) | IEEE JNL 9. A path sensitization technique for testing of switched capacitor circuits Biswas, S.; Mazhari, B.; VLSI Design, 2003. Proceedings. 16th International Conference on 4-8 Jan. 2003 Page(s):30 - 35 AbstractPlus | Full Text: PDF(370 KB) | IEEE CNF 10. Multiple path sensitization for hierarchical circuit testing Chau-Chin Su; Kime, C.R.; Test Conference, 1990. Proceedings., International 10-14 Sept. 1990 Page(s):152 - 161 AbstractPlus | Full Text: PDF(928 KB) | IEEE CNF 11. Realistic delay modeling in satisfiability-based timing analysis e Silva, L.G.; Marques Silva, J.P.; Silveira, L.M.; Sakallah, K.A.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Systems in the 1998 IEEE International Int Volume 6, 31 May-3 June 1998 Page(s):215 - 218 vol.6 AbstractPlus | Full Text: PDF(456 KB) IEEE CNF 12. On variable clock methods for path delay testing of sequential circuits Chakraborty, T.J.; Agrawal, V.D.; Bushnell, M.L.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 16, Issue 11, Nov. 1997 Page(s):1237 - 1249 AbstractPlus | References | Full Text: PDF(228 KB) | IEEE JNL 13. Functional vector generation for HDL models using linear programming and Boo satisfiability Fallah, F.; Devadas, S.; Keutzer, K.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 20, Issue 8, Aug. 2001 Page(s):994 - 1002 AbstractPlus | References | Full Text: PDF(152 KB) IEEE JNL 14. Path sensitisation and gate sizing approach to low power optimisation Juho Kim; Jaesok Yang; Sun-Young Hwang; **Electronics Letters** Volume 34, Issue 7, 2 April 1998 Page(s):619 - 620 AbstractPlus | Full Text: PDF(236 KB) IEE JNL 15. An improved path sensitization method in test pattern generation for combinatio Chuan-Wang Chang; Shie-Jue Lee; Industrial Automation and Control: Emerging Technologies, 1995., International IEEE/I. 22-27 May 1995 Page(s):678 - 685 AbstractPlus | Full Text: PDF(484 KB) | IEEE CNF 16. Two test generation methods for sequential circuits Hayashi, T.; Hatayama, K.; Ishiyama, S.; Takakura, M.; Circuits and Systems, 1989., IEEE International Symposium on 8-11 May 1989 Page(s):1942 - 1945 vol.3 AbstractPlus | Full Text: PDF(280 KB) IEEE CNF

An analysis of path sensitization criteria



View: 1-25 | 26-5

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by HINSPEC*




□ Advanced Search

BROWSE


SEARCH

IEEE XPLORE GUIDE

OPTION 1
Enter keywords or phrases, select fields, and select operators



OPTION 2
Enter keywords, phrases, or a Boolean expression



- » Note: You may use the search operators <and> or <or> without the start and end brackets <>.
- » Learn more about Field Codes, Search Examples, and Search Operators

» Publications

- Select publications
 - ▼ IEEE Periodicals
 - ☑ IEE Periodicals
 - IEEE Conference Proceeding
 - ✓ IEE Conference Proceeding:
 - ✓ IEEE Standards
- C Search subscribed content only


» Select date range

- C Search latest content update (11
- From year All
 to Present
 ▼

» Display Format

- Citation
- C Citation & Abstra

» Organize results



Help Contact Us Privacy & :

© Copyright 2005 IEEE -

Indexed by



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "path sensitization<and>recursive<and>cyclic"

П

Your search matched 1 of 1194402 documents.

⊠e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

» Key

path sensitization<and>recursive<and>cyclic

>>

IEEE JNL IEEE Journal or Magazine

> IEE Journal or Magazine

Check to search only within this results set

Display Format: © Citation C Citation & Abstract

IEEE

IEEE

STD

IEE JNL

IEEE Conference

CNF

Proceeding

IEE Conference **IEE CNF**

Proceeding

IEEE Standard

1. IGRAINE-an Implication GRaph-bAsed engiNE for fast implication, justification, a Tafertshofer, P.; Ganz, A.; Antreich, K.J.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Volume 19, Issue 8, Aug. 2000 Page(s):907 - 927

AbstractPlus | References | Full Text: PDF(660 KB) | IEEE JNL

Indexed by # inspec Help Contact Us Privacy &: © Copyright 2005 IEEE -

IEEE Xplore®

Home | Login | Logout | Access Information | Alerts |

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(hajj<in>au) <and> (saab<in>au)"
Your search matched 4 of 1194402 documents.

☑ e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» <u>New Se</u>	<u>earch</u>	Modif	y Search
» Key		(hajj<	in>au) <and> (saab<in>au)</in></and>
()	Indicates full text access	□ cı	neck to search only within this results set
IEEE J	NL IEEE Journal or Magazine	Displa	ay Format: © Citation C Citation & Abstract
IEE JN	L IEE Journal or Magazine	Select	Article Information
IEEE CNF			Switch-Level Logic Simulation of Digital Bipolar Circuits
IEE CNF IEE Conference Proceeding IEEE STD IEEE Standard		Hajj, I.N.; Saab, I.N.D.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on	
	IEEE Standard		Volume 6, Issue 2, March 1987 Page(s):251 - 258 <u>Abstract</u> Full Text: <u>PDF(1128 KB)</u> IEEE JNL
		Б	 Switch-level timing simulation of bipolar ECL circuits Yang, A.T.; Chang, YH.; Saab, D.G.; Hajj, I.N.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 12, Issue 4, April 1993 Page(s):516 - 530 Abstract Full Text: PDF(1204 KB) IEEE JNL
			3. Delay modeling and timing of bipolar digital circuits Saab, D.G.; Yang, A.T.; Hajj, I.N.; Design Automation Conference, 1988. Proceedings., 25th ACM/IEEE 12-15 June 1988 Page(s):288 - 293
			Abstract Full Text: PDF(480 KB) IEEE CNF
			 Parallel-concurrent fault simulation Saab, D.G.; Hajj, I.N.; Rahmeh, J.T.; Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings. International Conference on 2-4 Oct. 1989 Page(s):298 - 301
			Abstract Full Text: PDF(356 KB) IEEE CNF

Indexed by **Inspec**

Help Contact Us Privacy &:

© Copyright 2005 IEEE -



Subscribe (Full Service) Register (Limited Service, Free) Login

path sensitization and cycle

SEARCH



Feedback Report a problem Satisfaction

Terms used path sensitization and cycle

Found 16,693 of 157,873

Sort results by

Display

results

relevance expanded form

Save results to a Binder ? Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

window

Result page: 1 2 3 4 5 6 7 8 9 10

next Relevance scale

Best 200 shown

1 Timing abstraction: An implication-based method to detect multi-cycle paths in large sequential circuits

Hiroyuki Hiauchi

June 2002 Proceedings of the 39th conference on Design automation

Full text available: pdf(247.01 KB)

Additional Information: full citation, abstract, references, citings, index

This paper proposes a fast multi-cycle path analysis method for large sequential circuits. It determines whether or not all the paths between every flip-flop pair are multi-cycle paths. The proposed method is based on ATPG techniques, especially on implication techniques, to utilize circuit structure and multi-cycle path condition directly. The method also checks whether or not the multi-cycle path may be invalidated by static hazards in combinational logic parts. Experimental results show that ...

Keywords: ATPG, implication, multi-cycle path, sequential circuits

² Performance optimization using exact sensitization

Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: 📆 pdf(111.58 KB) Additional Information: full citation, references, citings, index terms

Elimination of multi-cycle false paths by state encoding

Z. Hasan, M. J. Ciesielski

March 1995 Proceedings of the 1995 European conference on Design and Test

Full text available: pdf(610.01 KB) **Publisher Site**

Additional Information: full citation, abstract, citings

In this paper we present a technique to remove multi-cycle false paths from a sequential circuit by the encoding of its states. Based on behavioral level analysis, we derive the necessary and sufficient condition for the encoding of FSM to obtain a false path free implementation. This condition requires the satisfaction of false path dichotomies obtained from symbolic output and next state equations of the machine. The presented approach can significantly impact the multi-cycle false path remova ...

Keywords: FSM encoding, behavioral level analysis, encoding, finite state machines, logic design, multi-cycle false paths elimination, sequential circuit synthesis, sequential circuits, sequential switching, state encoding

Exploiting multi-cycle false paths in the performance optimization of sequential circuits Pranav Ashar, Sujit Dey, Sharad Malik November 1992 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design Full text available: pdf(873.30 KB) Additional Information: full citation, references, citings, index terms 5 Path sensitization of combinational circuits and its impact on clocking of sequential systems R. Peset Llopis December 1995 Proceedings of the conference on European design automation Full text available: pdf(672.15 KB) Additional Information: full citation, references, index terms Automated multi-cycle symbolic timing verification of microprocessor-based designs Anurag P. Gupta, Daniel P. Siewiorek June 1994 Proceedings of the 31st annual conference on Design automation Full text available: pdf(140.84 KB) Additional Information: full citation, references, citings, index terms Waiting false path analysis of sequential logic circuits for performance optimization Kazuhiro Nakamura, Kazuyoshi Takagi, Shinji Kimura, Katsumasa Watanabe November 1998 Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design Full text available: pdf(456.99 KB) Additional Information: full citation, references, citings, index terms Provably correct high-level timing analysis without path sensitization Subhrajit Bhattacharya, Sujit Dey, Franc Brolez November 1994 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design Additional Information: full citation, abstract, references, citings, index Full text available: pdf(820.65 KB) This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit which may be pessimistic, or use gate-level timing analysis for calculating the true delay. which may be prohibitively expensive. We show that the paths in the implementation of a behavioral specification can be partitioned into two sets, SP and UP. While the paths in SP can affect the delay of the circuit ... ⁹ Practical issues in logic synthesis: Enhancing the performance of multi-cycle path analysis in an industrial setting Hiroyuki Hiquchi, Yusuke Matsunaga January 2004 Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04 Full text available: pdf(117.87 KB) Additional Information: full citation, abstract, references Publisher Site In this paper we enhance the performance of multi-cycle path analysis in an industrial

setting. Industrial designs are, in general, more complicated, but contain more information.

than fundamental sequential circuits. We show how such information is used for improving the quality and the efficiency of multi-cycle path analysis. Specifically, we propose local FSM learning to take into account reachability information. We also propose **FF** enable learning to accelerate multi-cycle path analysi ...

10 VIPER: an efficient vigorously sensitizable path extractor

Hoon Chang, Jacob A. Abraham

July 1993 Proceedings of the 30th international conference on Design automation

Full text available: pdf(766.04 KB) Additional Information: full citation, references, citings, index terms

11 Incremental techniques for the identification of statically sensitizable critical paths Yun-Cheng Ju, Resve A. Saleh

June 1991 Proceedings of the 28th conference on ACM/IEEE design automation

Full text available: pdf(683.79 KB) Additional Information: full citation, references, citings, index terms

12 <u>Session S3.1: architecture adaptation and synthesis: Cycle-time aware architecture</u> synthesis of custom hardware accelerators

Mukund Sivaraman, Shail Aditya

October 2002 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems

Full text available: pdf(75.23 KB) Additional Information: full citation, abstract, references, index terms

We present the cycle-time aware architecture synthesis methodology used in PICO-NPA that automatically synthesizes minimal cost RT-level designs from high-level specifications to meet a given cycle-time. This allows subsequent physical synthesis to succeed on first pass with predictable performance. The core of the methodology is a static timing analysis engine that is used at multiple levels - program-level, architecture-level and RT-level - in order to identify, schedule and validate useful op ...

Keywords: clock frequency, delay analysis, embedded hardware architecture synthesis, high-level synthesis, operator chaining, target clock period, timing analysis, timing during scheduling

13 Exact minimum cycle times for finite state machines

William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: pdf(142.50 KB) Additional Information: full citation, references, index terms

14 <u>Full chip false timing path identification: applications to the PowerPCTM</u> microprocessors

J. Zeng, M. Abadir, J. Bhadra, J. Abraham

March 2001 Proceedings of the conference on Design, automation and test in Europe

Full text available: Ddf(79.35 KB) Additional Information: full citation, references, citings, index terms

15 <u>Test point insertion: scan paths through combinational logic</u>
Chih-chang Lin, Malgorzata Marek-Sadowska, Kwang-Ting Cheng, Mike Tien-Chien Lee

June 1996 Proceedings of the 33rd annual conference on Design automation

Full text available: pdf(323.60 KB) Additional Information: full citation, references, citings, index terms

16 Oscillation control in logic simulation using dynamic dominance graphs Peter Dahlgren




June 1996 Proceedings of the 33rd annual conference on Design automation

Full text available: pdf(125.57 KB) Additional Information: full citation, references, index terms

17 Complexity of sequential ATPG

T. E. Marchok, A. El-Maleh, W. Maly, J. Rajski

March 1995 Proceedings of the 1995 European conference on Design and Test



Full text available: pdf(1.20 MB) Additional Information: full citation, abstract, citings

The research reported in this paper was conducted to identify those attributes, of both sequential circuits and structural, sequential automatic test pattern generation (ATPG) algorithms, which can lead to extremely high test generation times. The retiming transformation is used as a mechanism to create two classes of circuits which present varying degrees of complexity for test generation. It was observed for three different sequential test generators that the increase in complexity of testing ...

Keywords: VLSI, automatic test pattern generation, automatic testing, circuit attribute, density of encoding, design for testability, integrated circuit testing, logic testing, retiming transformation, sequential ATPG, sequential circuits, structural ATPG, test generation times, testing complexity, timing

18 Timing verification and the timing analysis program

R. B. Hitchcock

June 1988 Papers on Twenty-five years of electronic design automation

Full text available: pdf(1.19 MB)

Additional Information: full citation, references, citings, index terms

19 A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits

P. Beerel, W. Chou, K. Yun

September 1996 Proceedings of the conference on European design automation

Full text available: Ddf(354.20 KB) Additional Information: full citation, references, index terms

20 Advances in timing and simulation: False timing path identification using ATPG techniques and delay-based information

Jing Zeng, Magdy Abadir, Jacob Abraham

June 2002 Proceedings of the 39th conference on Design automation

Full text available: Ddf(112.25 KB) Additional Information: full citation, abstract, references, index terms

A well-known problem in timing verification of VLSI circuits using static timing analysis tools is the generation of false timing paths. This leads to a pessimistic estimation of the processor speed and wasted engineering effort spent optimizing unsensitizable paths. Earlier results have shown how ATPG techniques can be used to identify false paths efficiently [6],[9], as well as how to bridge the gap between the physical design on which the static timing analysis is based and the test view on w ...

Keywords: ATPG, false timing paths, static timing analysis, timing slack

Results (page 1): path sensitization and cycle

Page 5 of 5

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library

C The Guide

combinational cycles

SPARCH



Feedback Report a problem Satisfaction survey

Terms used combinational cycles

Found 61,049 of 157,873

Sort results by

Display

results

relevance expanded form

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10

window

next

Relevance scale

Best 200 shown Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits

Charles J. DeVane November 1997 Proceedings of the 1997 IEEE/ACM international conference on

Publisher Site

Computer-aided design

Full text available: pdf(194.27 KB) Additional Information: full citation, abstract, references, citings, index

Cycle simulation techniques, such as levelized compiled code, can ordinarily be applied only to synchronous designs. They usually cannot be applied to designs containing circuit features like combinational paths, multiple clock domains, generated clocks, asynchronous resets, and transparent latches. This paper presents a novel partitioning algorithm that partitions a non-cycle-simulatable circuit containing these features into sub-circuits that can be cycle simulated. Cycle simulation techniques ...

Keywords: logic simulation, cycle simulation, circuit partitioning, levelized compiled code

2 Evaluating the accuracy of defect estimation models based on inspection data from two inspection cycles



Stefan Biffl, Wilfried Grossmann

July 2001 Proceedings of the 23rd International Conference on Software Engineering

Full text available: pdf(182.59 KB) Publisher Site

Additional Information: full citation, abstract, references, citings, index terms

Defect content estimation techniques (DCETs), based on defect data from inspection, estimate the total number of defects in a document to evaluate the development process. For inspections that yield few data points DCETs reportedly underestimate the number of defects. If there is a second inspection cycle, the additional defect data is expected to increase estimation accuracy.

In this paper we consider 3 scenarios to combine data sets from the inspection-reinspection process ...

3 Exact minimum cycle times for finite state machines

William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: pdf(142.50 KB) Additional Information: full citation, references, index terms



Strongly polynomial-time and NC algorithms for detecting cycles in periodic graphs Edith Cohen, Nimrod Megiddo



September 1993 Journal of the ACM (JACM), Volume 40 Issue 4

Full text available: pdf(2.88 MB)

Additional Information: full citation, references, citings, index terms, review

Keywords: application of multidimensional search, application of parametric method, strongly polynomial algorithms periodic graphs

5 Cyclic and non-cyclic combinational circuit synthesis: The synthesis of cyclic combinational circuits



Marc D. Riedel, Jehoshua Bruck

June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(174.99 KB)

Additional Information: full citation, abstract, references, citings, index

Digital circuits are called combinational if they are memoryless: they have outputs that depend only on the current values of the inputs. Combinational circuits are generally thought of as acyclic (i.e., feed-forward) structures. And yet, cyclic circuits can be combinational. Cycles sometimes occur in designs synthesized from high-level descriptions. Feedback in such cases is carefully contrived, typically occurring when functional units are connected in a cyclic topology. Although the premise o ...

Keywords: combinational logic, cycles, feedback, logic synthesis

⁶ Automated multi-cycle symbolic timing verification of microprocessor-based designs Anurag P. Gupta, Daniel P. Siewiorek



June 1994 Proceedings of the 31st annual conference on Design automation

Full text available: 📆 pdf(140.84 KB) Additional Information: full citation, references, citings, index terms

7 High level and architectural synthesis: A symbolic approach for the combined solution of scheduling and allocation



Gianpiero Cabodi, Mihai Lazarescu, Luciano Lavagno, Sergio Nocco, Claudio Passerone, Stefano

October 2002 Proceedings of the 15th international symposium on System Synthesis

Full text available: 🔁 pdf(132.26 KB) Additional Information: full citation, abstract, references, index terms

Scheduling is widely recognized as a very important step in high-level synthesis. Nevertheless, it is usually done without taking into account the effects on the actual hardware implementation. This paper presents an efficient symbolic technique to concurrently integrate operation scheduling and resource allocation. The technique inherits all the features of "standard" BDD-based control dominated scheduling, including resourceconstraining, speculation and pruning. In addition, it introduces an ...

Keywords: BDD, allocation, automata, high-level synthesis, scheduling

8 An RTL Methodology to Enable Low Overhead Combinational Testing Subhrajit Bhattacharya, Sujit Dey, Bhaskar Sengupta March 1997 Proceedings of the 1997 European conference on Design and Test



Full text available: pdf(872.56 KB)

Additional Information: full citation, abstract

This paper introduces a low overhead test methodology, RT-SCAN, applicable to RT Level

designs. The methodology enables using combinational test patterns for testing the circuit, as done by traditional full-scan or parallel-scan schemes. However, by exploiting existing connectivity of registers through multiplexors and functional units, RT-SCAN reduces area overhead and test application times significantly compared to full-scan and parallel-scan schemes. Unlike most of the existing high-level te ...

Keywords: combinational circuits, RTL methodology, combinational testing, functional unit, RT-SCAN, multiplexor, register connectivity, application time, ATPG tool, area overhead, high-level test synthesis

⁹ Analysis of cyclic combinational circuits

Sharad Malik

November 1993 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(770.89 KB) Additional Information: full citation, references, citings

10 Exploiting multi-cycle false paths in the performance optimization of sequential circuits
Pranav Ashar, Sujit Dev, Sharad Malik

November 1992 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(873.30 KB) Additional Information: full citation, references, citings, index terms

11 Hardware combining and scalability

Susan R. Dickey, Richard Kenner

June 1992 Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures

Full text available: pdf(967.92 KB) Additional Information: full citation, references, citings, index terms

12 <u>Session S3.1: architecture adaptation and synthesis: Cycle-time aware architecture synthesis of custom hardware accelerators</u>

Mukund Sivaraman, Shail Aditya

October 2002 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems

Full text available: pdf(75.23 KB) Additional Information: full citation, abstract, references, index terms

We present the cycle-time aware architecture synthesis methodology used in PICO-NPA that automatically synthesizes minimal cost RT-level designs from high-level specifications to meet a given cycle-time. This allows subsequent physical synthesis to succeed on first pass with predictable performance. The core of the methodology is a static timing analysis engine that is used at multiple levels - program-level, architecture-level and RT-level - in order to identify, schedule and validate useful op ...

Keywords: clock frequency, delay analysis, embedded hardware architecture synthesis, high-level synthesis, operator chaining, target clock period, timing analysis, timing during scheduling

13 <u>Timing abstraction: An implication-based method to detect multi-cycle paths in large sequential circuits</u>

Hiroyuki Higuchi

June 2002 Proceedings of the 39th conference on Design automation

Full text available: pdf(247.01 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper proposes a fast multi-cycle path analysis method for large sequential circuits. It determines whether or not all the paths between every flip-flop pair are multi-cycle paths. The proposed method is based on ATPG techniques, especially on implication techniques, to utilize circuit structure and multi-cycle path condition directly. The method also checks whether or not the multi-cycle path may be invalidated by static hazards in combinational logic parts. Experimental results show that ...

Keywords: ATPG, implication, multi-cycle path, sequential circuits

On the combination of hardware and software concurrency extraction methods Augustus K. Uht, Constantine D. Polychronopoulos, John F. Kolen December 1987 Proceedings of the 20th annual workshop on Microprogramming



Full text available: pdf(1.28 MB)

Additional Information: full citation, abstract, references, citings

It has been shown that parallelism is a very promising alternative for enhancing computer performance. Parallelism, however, introduces much complexity to the programming effort. This has lead to the development of automatic concurrency extraction techniques. Prior work has demonstrated that static program restructuring via compiler based techniques provides a large degree of parallelism to the target machine. Purely hardware based extraction techniques (without software preprocessi ...

Analyzing cycle stealing on synchronous circuits with level-sensitive latches
 I. Lin, J. A. Ludwig, K. Eng
 July 1992 Proceedings of the 29th ACM/IEEE conference on Design automation



Full text available: pdf(685.55

Tal pdf(685.55 KB)

Additional Information: full citation, references, citings, index terms

16 <u>Session I: transformation: Instruction combining for coalescing memory accesses using global code motion</u>



Motohiro Kawahito, Hideaki Komatsu, Toshio Nakatani

June 2004 Proceedings of the 2004 workshop on Memory system performance

Full text available: pdf(195.53 KB) Additional Information: full citation, abstract, references, index terms

Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it for coalescing memory accesses, we can reduce the memory traffic by combining narrow memory references with contiguous addresses into a wider reference for taking advantage of a wide-bus architecture. Coalescing memory accesses can improve performance for two reasons: one by reducing the additional cycles ...

Keywords: 64-bit architectures, IA-64, JIT compilers, Java, instruction combining, memory access coalescing

17 A performance bound analysis of multistage combining networks using a probabilistic model



Byung-ChangHo Kang, Gyungtto Lee, Richard Kain

June 1991 Proceedings of the 5th international conference on Supercomputing

Full text available: pdf(1.02 MB)

Additional Information: full citation, references, citings, index terms

18 Effective Co-Verification of IEEE 802.11a MAC/PHY Combining Emulation and Simulation Technology



IL-Gu Lee, Seung-Beom Lee, Sin-Chong Park

April 2005 Proceedings of the 38th annual Symposium on Simulation

Full text available: pdf(358.72 KB) Additional Information: full citation, abstract

This work presents a system architecture and effective co-verification methodologies for the IEEE 802.11a Medium Access Control (MAC) layer/Physical (PHY) layer implementation. The architecture modeling includes hardware/software partitioning of a total system based on timing measurements from the C/C++ and Verilog design, and analysis of real-time requirements specified in the standard. The system is built on an evaluation platform that contains a Xilinx Virtex-II FPGA and an Altera Excalibur A ...

19 Understanding retiming through maximum average-weight cycles

Marios C. Papaefthymiou

June 1991 Proceedings of the third annual ACM symposium on Parallel algorithms and architectures

Full text available: pdf(921.34 KB) Additional Information: full citation, references, citings, index terms

²⁰ Energy-per-cycle estimation at RTL

Subodh Gupta, Farid N. Najm

August 1999 Proceedings of the 1999 international symposium on Low power electronics and design

Full text available: pdf(853.55 KB) Additional Information: full citation, references, citings, index terms

Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat

Q QuickTime
Windows Media Player

Real Player



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "combinational cycle"
Your search matched 12 of 1194402 documents.

⊠e-mail

A maximu	ım of 100 results are	displayed	i, 25	ito a page, sorted by Relevance in Descending order.				
View Ses	sion History							
New Search		Modi	Modify Search					
» Key		combi	combinational cycle					
IEEE JNI	_ IEEE Journal or Magazine			k to search only within this results set				
IEE JNL	IEE Journal or Magazine	Display Format:						
IEEE CNF	IEEE Conference Proceeding	Select Article Information						
IEE CNF	IEE Conference Proceeding		1.	Analysis of combinational cycles in sequential circuits Shiple, T.R.; Singhal, V.; Brayton, R.K.; Sangiovnni-Vincentelli, A.L.; Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE Internation				
STD	IEEE Standard			on Volume 4, 12-15 May 1996 Page(s):592 - 595 vol.4				
				AbstractPlus Full Text: PDF(400 KB) IEEE CNF				
			2.	Controller-based power management for control-flow intensive designs Dey, S.; Raghunathan, A.; Jha, N.K.; Wakabayashi, K.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 18, Issue 10, Oct. 1999 Page(s):1496 - 1508				
				AbstractPlus References Full Text: PDF(352 KB) IEEE JNL				
			3.	On breakable cyclic definitions Jiang, JH.R.; Mishchenko, A.; Brayton, R.K.; Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on 7-11 Nov. 2004 Page(s):411 - 418				
				AbstractPlus Full Text: PDF(932 KB) IEEE CNF				
			4.	Theory of safe replacements for sequential circuits Singhal, V.; Pixley, C.; Aziz, A.; Brayton, R.K.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 20, Issue 2, Feb 2001 Page(s):249 - 265				
				AbstractPlus References Full Text: PDF(340 KB) IEEE JNL				
			5.	Sequential synthesis using \$1\$ Aziz, A.; Balarin, F.; Brayton, R.K.; Sangiovanni-Vincentelli, A.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 19, Issue 10, Oct. 2000 Page(s):1149 - 1162				
				AbstractPlus References Full Text: PDF(332 KB) IEEE JNL				
		С	6.	Theory of latency-insensitive design Carloni, L.P.; McMillan, K.L.; Sangiovanni-Vincentelli, A.L.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 20, Issue 9, Sept. 2001 Page(s):1059 - 1076				
				AbstractPlus References Full Text: PDF(496 KB) IEEE JNL				
			7.	A methodology for system-level synthesis of mixed-signal applications Oehler, P.; Grimm, C.; Waldschmidt, K.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 10, Issue 6, Dec. 2002 Page(s):935 - 942				

AbstractPlus | References | Full Text: PDF(598 KB) | IEEE JNL

_	8. Automatic generation of synthetic sequential benchmark circuits
لسا	Hutton, M.D.; Rose, J.S.; Corneil, D.G.;
	Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 21, Issue 8, Aug. 2002 Page(s):928 - 940
	AbstractPlus References Full Text: PDF(398 KB) IEEE JNL
_	 Adaptive delay estimation for partitioning-driven PLD placement Hutton, M.; Adibsamii, K.; Leaver, A.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 11, Issue 1, Feb. 2003 Page(s):60 - 63
	AbstractPlus References Full Text: PDF(299 KB) IEEE JNL
	10. The synthesis of cyclic combinational circuits Riedel, M.D.; Bruck, J.; Design Automation Conference, 2003. Proceedings 2-6 June 2003 Page(s):163 - 168
	AbstractPlus Full Text: PDF(599 KB) IEEE CNF
	11. Making cyclic circuits acyclic Edwards, S.A.; Design Automation Conference, 2003. Proceedings 2-6 June 2003 Page(s):159 - 162
	AbstractPlus Full Text: PDF(540 KB) IEEE CNF
	12. Hierarchical functional timing analysis Kukimoto, Y.; Brayton, R.K.; Design Automation Conference, 1998. Proceedings 15-19 Jun 1998 Page(s):580 - 585
	AbstractPlus Full Text: PDF(632 KB) IEEE CNF

Indexed by

Help Contact Us Privacy &:

© Copyright 2005 IEEE -